搜尋

會員登入

搜尋

導覽

會員
廣告

Transceiver Breakthrough Brings Greater Cost Efficiency to Data Center Interconnects

瀏覽次數:1515

Xilinx, Inc. announced a transceiver technology breakthrough, bringing greater cost efficiency to data center interconnects. Xilinx's Virtex UltraScale devices have achieved compliance to the 25GE, 50GE and 100GE copper cable and backplane IEEE and related specifications which supports up to five meters of copper cabling in the data center and up to one meter of backplane interconnect.

These specifications include the IEEE 802.3bj 100GBASE-CR4/KR4, IEEE 802.3by 25GBASE-CR/CR-S/KR/KR-S, and 25 Gigabit Ethernet Consortium 50GBASE-CR2/KR2. Data center customers can now leverage nx25G lanes of copper cabling versus optics for more cost and power-optimized solutions to connect servers to top-of-rack switches using any off-the-shelf, specification-compliant vendor.

Xilinx transceiver technology delivers unmatched signal quality and auto-adaptive equalization to ensure the highest signal integrity and fastest serial link implementation. Along with integrated 100G Ethernet MAC IP, soft error-correction (RS-FEC) IP, and ASIC-class logic fabric, Virtex UltraScale FPGAs provide a complete, high performance and low-latency Ethernet solution for data center workload acceleration.

"With Virtex UltraScale FPGAs in volume production, and as the industry's only FPGA supplier compliant to the 25Gb per lane copper cable and backplane specifications, we are committed to helping our customers utilize the lowest risk and most cost effective solutions for their data centers," said Kirk Saban, senior director of FPGA and SoC product management and marketing.

MCU睡眠模式(Sleep Mode)大解密

MCU睡眠模式(Sleep Mode)大解密

電池供電的感測器、智慧家居與可攜式裝置,經常花大量時間等待事件。延長續航的關鍵,是讓CPU只在需要時工作,並把監測、取樣與資料搬移交給適合的周邊。Microchip PI…

電池供電的感測器、智慧家居與可攜式裝置,經常花大量時間等待事件。延長續航的關鍵,是讓CPU只在需要時工作,並把監測、取樣…