搜尋

會員登入

搜尋

導覽

會員
廣告
廣告

Imec Achieves Record-Low Source/Drain Contact Resistivity for PMOS Transistors

瀏覽次數:1904

At this week’s 2017 Symposia on VLSI Technology and Circuits, imec, the world-leading research and innovation hub in nano-electronics and digital technology, reported record breaking values below 10^-9 Ohm.cm2 for PMOS source/drain contact resistivity. These results were obtained through shallow Gallium implantation on p-SiliconGermanium (p-SiGe) source/drain contacts with subsequent pulsed nanosecond laser anneal.

In future N7/N5 nodes, the source/drain contact area of the transistors becomes so small that the contact resistance threatens to become the dominating parasitic factor, resulting in suboptimal transistor functioning. Researchers have therefore been working on techniques to reduce the contact resistance on highly doped n-Si and p-SiGe source/drain contacts, aiming for values below 10^-9 Ohm.cm2. Together with colleagues from the KU Leuven (Belgium), Fudan University (Shanghai, China), and Applied Materials (Sunnyvale, USA), imec’s specialists concentrated on p-SiGe contacts, comparing the effects of high-dose Boron and Gallium doping.

For the comparison, the researchers implanted SiGe separate wafers with a high dose of Gallium or Boron and applied various anneal processes. They then fabricated multi-ring circular transmission line model structures, which are highly sensitive to contact resistance. Subsequent measurements revealed the lowest contact resistance for the Gallium-implanted structures annealed with Applied Material’s nanosecond laser anneal. This process uniquely causes a Ge/Ga surface segregation, which is responsible for the ultralow sub-10^-9 Ohm.cm2 contact resistivity. This result show a possible way to process next-generation technology nodes.

Naoto Horiguchi, distinguished member of the technical staff at imec indicated: “This breakthrough achievement in our search to develop solutions for next generation deeply-scaled CMOS provides a possible path for further performance improvement using the current source/drain schemes in N7/N5 nodes.”

Imec’s research into advanced logic scaling is performed in cooperation with imec’s key partners in its core CMOS programs including GlobalFoundries, Huawei, Intel, Micron, Qualcomm, Samsung, SK Hynix, Sony Semiconductor Solutions and TSMC.

稀土棋局下的台灣解方:從供應鏈韌性看關鍵礦物合作新契機
特別企劃半導體

稀土棋局下的台灣解方:從供應鏈韌性看關鍵礦物合作新契機

稀土與關鍵礦物已成全球科技競爭與經濟安全的重要戰略資源。面對供應鏈高度集中與地緣風險升高,台灣如何透過國際合作、技術替代、戰略儲備與城市採礦,建立自主且具韌性的關鍵礦物供應體系?

稀土與關鍵礦物已成全球科技競爭與經濟安全的重要戰略資源。面對供應鏈高度集中與地緣風險升高,台灣如何透過國際合作、技術替代、戰略儲備與城市採礦,建立自主且具韌性的關鍵礦物供應體系?

關鍵字:semiconductor